Catalog Home Page

Design consideration for efficient network interface supporting the Large Receive Offload with embedded RISC

Elbeshti, M., Dixon, M. and Koziniec, T. (2013) Design consideration for efficient network interface supporting the Large Receive Offload with embedded RISC. In: 36th International Conference on Telecommunications and Signal processing (TSP), 2 - 4 July, Rome, Italy pp. 282-289.

Link to Published Version: http://dx.doi.org/10.1109/TSP.2013.6613937
*Subscription may be required

Abstract

The Ethernet speed has increased to 40–100 Gbps since the release of IEEE P802.3ba. In this paper, we have extended the Intel's Large Receive Offload Linux software driver function to process the UDP/IP packets and to manage the out-of-order packets as well as design a scalable programmable Network Interface-based RISC core to support these functions in the Network Interface. The processing methodology and cycle processing of UDP packets inside the Network Interface are also discussed. Besides, the three-pipeline RISC's performance and data movements for high communication rates up to 100 Gbps have been measured too. The results presented herein show that an 800 MHz cost-effective embedded processor core can provide the required efficiency of the network interface to support a wide range of transmission line speeds, up to 100 Gbps. Furthermore, we have found several techniques that can contribute to packet processing and work with fewer headers and data transferring in a network interface.

Publication Type: Conference Paper
Murdoch Affiliation: School of Engineering and Information Technology
Publisher: IEEE
Copyright: © 2013 IEEE
URI: http://researchrepository.murdoch.edu.au/id/eprint/19179
Item Control Page Item Control Page